Changes for version 0.06

  • Added test for, and fixed, bug in character-constant recognition which caused it to miss-lex things like "std_logic'('0')"

Modules

Split VHDL code into lexical tokens