Changes for version 1.000 - 2018-05-11

  • First stable release
  • Obtain 100% code coverage again

Modules

assemble sexp to Verilog ROM for SIMPLE processor
compile Lisp code to SIMPLE assembly