Changes for version 0.003 - 2018-03-03

  • Fix value of T
  • Fix treatment of negative addresses
  • Add print_binary16 to print memory in binary format

Modules

assemble sexp to Verilog ROM for SIMPLE processor