Changes for version 0.05

  • strip cr-lf in timescale

Modules

Parse a Verilog VCD text file