Hardware-Verilog-Parser-0.08

Changes for version 0.08

Simple constant expressions are now evaluated correctly. 8'h4 + 8'h3 + 8'h2 is evaluated to 8'h9 changed rules to Parser.pm to support constant expressions, and changed StdLogic.pm to support this as well. StdLogic.pm performs arithmetic operator prioritization.

A complete grammar for parsing Verilog code using perl

in Hierarchy.pm

in StdLogic.pm

To install Hardware::Verilog::Parser, copy and paste the appropriate command in to your terminal.

cpanm Hardware::Verilog::Parser

perl -MCPAN -e shell
install Hardware::Verilog::Parser

For more information on module installation, please visit the detailed CPAN module installation guide.

	Global
`s`	Focus search bar
`?`	Bring up this help dialog

	GitHub
`g` `p`	Go to pull requests
`g` `i`	go to github issues (only if github is preferred repository)

	Search terms
module: (e.g. module:Plugin)
distribution: (e.g. distribution:Dancer auth)
author: (e.g. author:SONGMU Redis)
version: (e.g. version:1.00)