Changes for version 0.07

  • got rid of all leftop constructs in rules. Added Hardware::Verilog::StdLogic.pm module to evaluate constant expressions.

Modules

A complete grammar for parsing Verilog code using perl

Provides