NAME

Device::BCM2835 - Perl extension for accessing GPIO pins on a Raspberry Pi via the BCM 2835 GPIO

SYNOPSIS

use Device::BCM2835;
# Library managment
Device::BCM2835::set_debug(1);
Device::BCM2835::init();

# Low level register access
Device::BCM2835::peri_read(&Device::BCM2835::BCM2835_GPIO_BASE + &Device::BCM2835::BCM2835_GPFSEL1);
Device::BCM2835::peri_write(&Device::BCM2835::BCM2835_GPIO_BASE + &Device::BCM2835::BCM2835_GPFSEL2, 0xdeadbeef)
Device::BCM2835::peri_set_bits(&Device::BCM2835::BCM2835_GPIO_BASE + &Device::BCM2835::BCM2835_GPFSEL3, 0xdeadbeef, 0x1f);

# GPIO register access
Device::BCM2835::gpio_fsel(&Device::BCM2835::RPI_GPIO_P1_11, 
  &Device::BCM2835::BCM2835_GPIO_FSEL_OUTP);
Device::BCM2835::gpio_set(&Device::BCM2835::RPI_GPIO_P1_11);
Device::BCM2835::gpio_clr(&Device::BCM2835::RPI_GPIO_P1_11);
Device::BCM2835::gpio_lev(&Device::BCM2835::RPI_GPIO_P1_11);
Device::BCM2835::gpio_eds(&Device::BCM2835::RPI_GPIO_P1_11);
Device::BCM2835::gpio_set_eds(&Device::BCM2835::RPI_GPIO_P1_11);
Device::BCM2835::gpio_ren(&Device::BCM2835::RPI_GPIO_P1_11);
Device::BCM2835::gpio_fen(&Device::BCM2835::RPI_GPIO_P1_11);
Device::BCM2835::gpio_hen(&Device::BCM2835::RPI_GPIO_P1_11);
Device::BCM2835::gpio_len(&Device::BCM2835::RPI_GPIO_P1_11);
Device::BCM2835::gpio_aren(&Device::BCM2835::RPI_GPIO_P1_11);
Device::BCM2835::gpio_afen(&Device::BCM2835::RPI_GPIO_P1_11);
Device::BCM2835::gpio_pud(&Device::BCM2835::BCM2835_GPIO_PUD_OFF);
Device::BCM2835::gpio_pudclk(&Device::BCM2835::RPI_GPIO_P1_11, 1);
my $pad = Device::BCM2835::gpio_pad(&Device::BCM2835::BCM2835_PAD_GROUP_GPIO_0_27);
Device::BCM2835::gpio_set_pad(&Device::BCM2835::BCM2835_PAD_GROUP_GPIO_0_27, 
   &Device::BCM2835::BCM2835_PAD_HYSTERESIS_ENABLED | &Device::BCM2835::BCM2835_PAD_DRIVE_10mA);

# High level and convenience functions
Device::BCM2835::delay(10);
Device::BCM2835::delayMicroseconds(10);
Device::BCM2835::gpio_write(&Device::BCM2835::RPI_GPIO_P1_11, 1);
Device::BCM2835::gpio_set_pud(&Device::BCM2835::RPI_GPIO_P1_11, 
   &Device::BCM2835::BCM2835_GPIO_PUD_UP);

DESCRIPTION

Provides access to GPIO and other IO functions on the Broadcom BCM 2835 chip as used on Raspberry Pi (RPi) http://www.raspberrypi.org

Allows accesss to the GPIO pins on the 26 pin IDE plug on the RPi board so you can control and interface with various external devices. It provides functions for reading digital inputs and setting digital outputs. Pin event detection is supported by polling (interrupts are not supported).

Building this module requires the bcm2835 library to be installed. You can get the latest version from http://www.airspayce.com/mikem/bcm2835/

my $ret = Device::BCM2835::init();

Initialise the library by opening /dev/mem and getting pointers to the internal memory for BCM 2835 device registers. You must call this (successfully) before calling any other functions in this library (except Device::BCM2835::set_debug). If Device::BCM2835::init() fails by returning 0, calling any other function may result in crashes or other failures. Prints messages to stderr in case of errors. return 1 if successful else 0

Device::BCM2835::set_debug($debug);

Sets the debug level of the library. A value of 1 prevents mapping to /dev/mem, and makes the library print out what it would do, rather than accessing the GPIO registers. A value of 0, the default, causes nomal operation. Call this before calling Device::BCM2835::init(); debug The new debug level. 1 means debug

my $value = Device::BCM2835::peri_read($paddr);

Reads 32 bit value from a peripheral address The read is done twice, and is therefore always safe in terms of manual section 1.3 Peripheral access precautions for correct memory ordering paddr Physical address to read from. See BCM2835_GPIO_BASE etc. return the value read from the 32 bit register

Device::BCM2835::peri_write($paddr, $value);

Writes 32 bit value from a peripheral address The write is done twice, and is therefore always safe in terms of manual section 1.3 Peripheral access precautions for correct memory ordering paddr Physical address to read from. See BCM2835_GPIO_BASE etc. value The 32 bit value to write

Device::BCM2835::peri_set_bits($paddr, $value, $mask);

Alters a number of bits in a 32 peripheral regsiter. It reads the current valu and then alters the bits deines as 1 in mask, according to the bit value in value. All other bits that are 0 in the mask are unaffected. Use this to alter a subset of the bits in a register. The write is done twice, and is therefore always safe in terms of manual section 1.3 Peripheral access precautions for correct memory ordering paddr Physical address to read from. See BCM2835_GPIO_BASE etc. value The 32 bit value to write, masked in by mask. mask Bitmask that defines the bits that will be altered in the register.

Device::BCM2835::gpio_fsel($pin, $mode);

Sets the Function Select register for the given pin, which configures the pin as Input, Output or one of the 6 alternate functions. pin GPIO number, or one of RPI_GPIO_P1_* from RPiGPIOPin. mode Mode to set the pin to, one of BCM2835_GPIO_FSEL_* from \ref bcm2835FunctionSelect

Device::BCM2835::gpio_set($pin);

Sets the specified pin output to HIGH. See Also Device::BCM2835::gpio_write() pin GPIO number, or one of RPI_GPIO_P1_* from \ref RPiGPIOPin.

Device::BCM2835::gpio_clr($pin);

Sets the specified pin output to LOW. See Also Device::BCM2835::gpio_write() pin GPIO number, or one of RPI_GPIO_P1_* from \ref RPiGPIOPin.

my $value = Device::BCM2835::gpio_lev($pin);

Reads the current level on the specified pin and returns either HIGH or LOW. Works whether or not the pin is an input or an output. pin GPIO number, or one of RPI_GPIO_P1_* from \ref RPiGPIOPin. return the current level either HIGH or LOW

my $value = Device::BCM2835::gpio_eds($pin);

Event Detect Status. Tests whether the specified pin has detected a level or edge as requested by Device::BCM2835::gpio_ren(), Device::BCM2835::gpio_fen(), Device::BCM2835::gpio_hen(), Device::BCM2835::gpio_len(), Device::BCM2835::gpio_aren(), Device::BCM2835::gpio_afen(). Clear the flag for a given pin by calling Device::BCM2835::gpio_set_eds(pin); pin GPIO number, or one of RPI_GPIO_P1_* from \ref RPiGPIOPin. return HIGH if the event detect status for th given pin is true.

Device::BCM2835::gpio_set_eds($pin);

Sets the Event Detect Status register for a given pin to 1, which has the effect of clearing the flag. Use this afer seeing an Event Detect Status on the pin. pin GPIO number, or one of RPI_GPIO_P1_* from \ref RPiGPIOPin.

Device::BCM2835::gpio_ren($pin);

Enable Rising Edge Detect Enable for the specified pin. When a rising edge is detected, sets the appropriate pin in Event Detect Status. The GPRENn registers use synchronous edge detection. This means the input signal is sampled using the system clock and then it is looking for a “011” pattern on the sampled signal. This has the effect of suppressing glitches. pin GPIO number, or one of RPI_GPIO_P1_* from \ref RPiGPIOPin.

Device::BCM2835::gpio_fen($pin);

Enable Falling Edge Detect Enable for the specified pin. When a falling edge is detected, sets the appropriate pin in Event Detect Status. The GPRENn registers use synchronous edge detection. This means the input signal is sampled using the system clock and then it is looking for a “100” pattern on the sampled signal. This has the effect of suppressing glitches. pin GPIO number, or one of RPI_GPIO_P1_* from \ref RPiGPIOPin.

Device::BCM2835::gpio_hen($in);

Enable High Detect Enable for the specified pin. When a HIGH level is detected on the pin, sets the appropriate pin in Event Detect Status. pin GPIO number, or one of RPI_GPIO_P1_* from \ref RPiGPIOPin.

Device::BCM2835::gpio_len($pin);

Enable Low Detect Enable for the specified pin. When a LOW level is detected on the pin, sets the appropriate pin in Event Detect Status. pin GPIO number, or one of RPI_GPIO_P1_* from \ref RPiGPIOPin.

Device::BCM2835::gpio_aren($pin);

Enable Asynchronous Rising Edge Detect Enable for the specified pin. When a rising edge is detected, sets the appropriate pin in Event Detect Status. Asynchronous means the incoming signal is not sampled by the system clock. As such rising edges of very short duration can be detected. pin GPIO number, or one of RPI_GPIO_P1_* from \ref RPiGPIOPin.

Device::BCM2835::gpio_afen($pin);

Enable Asynchronous Falling Edge Detect Enable for the specified pin. When a falling edge is detected, sets the appropriate pin in Event Detect Status. Asynchronous means the incoming signal is not sampled by the system clock. As such falling edges of very short duration can be detected. pin GPIO number, or one of RPI_GPIO_P1_* from \ref RPiGPIOPin.

Device::BCM2835::gpio_pud($pud);

Sets the Pull-up/down register for the given pin. This is used with Device::BCM2835::gpio_pudclk() to set the Pull-up/down resistor for the given pin. However, it is usually more convenient to use Device::BCM2835::gpio_set_pud(). See Also: Device::BCM2835::gpio_set_pud() pud The desired Pull-up/down mode. One of BCM2835_GPIO_PUD_* from bcm2835PUDControl

Device::BCM2835::gpio_pudclk($pin, $on);

Clocks the Pull-up/down value set earlier by Device::BCM2835::gpio_pud() into the pin. See Also: Device::BCM2835::gpio_set_pud() pin GPIO number, or one of RPI_GPIO_P1_* from \ref RPiGPIOPin. on HIGH to clock the value from Device::BCM2835::gpio_pud() into the pin. LOW to remove the clock.

uint32_t Device::BCM2835::gpio_pad($group);

Reads and returns the Pad Control for the given GPIO group. group The GPIO pad group number, one of BCM2835_PAD_GROUP_GPIO_* return Mask of bits from BCM2835_PAD_* from \ref bcm2835PadGroup

Device::BCM2835::gpio_set_pad($group, $control);

Sets the Pad Control for the given GPIO group. group The GPIO pad group number, one of BCM2835_PAD_GROUP_GPIO_* control Mask of bits from BCM2835_PAD_* from \ref bcm2835PadGroup

delay ($millis);

Delays for the specified number of milliseconds. Uses nanosleep(), and therefore does not use CPU until the time is up. millis Delay in milliseconds

delayMicroseconds ($micros);

Delays for the specified number of microseconds. Uses nanosleep(), and therefore does not use CPU until the time is up. micros Delay in microseconds

Device::BCM2835::gpio_write($pin, $on);

Sets the output state of the specified pin pin GPIO number, or one of RPI_GPIO_P1_* from \ref RPiGPIOPin. on HIGH sets the output to HIGH and LOW to LOW.

Device::BCM2835::gpio_set_pud($pin, $pud);

Sets the Pull-up/down mode for the specified pin. This is more convenient than clocking the mode in with Device::BCM2835::gpio_pud() and Device::BCM2835::gpio_pudclk(). pin GPIO number, or one of RPI_GPIO_P1_* from \ref RPiGPIOPin. pud The desired Pull-up/down mode. One of BCM2835_GPIO_PUD_* from bcm2835PUDControl

Device::BCM2835::spi_begin();

Start SPI operations. Forces RPi SPI0 pins P1-19 (MOSI), P1-21 (MISO), P1-23 (CLK), P1-24 (CE0) and P1-26 (CE1) to alternate function ALT0, which enables those pins for SPI interface. You should call spi_end() when all SPI funcitons are complete to return the pins to their default functions

Device::BCM2835::end();

End SPI operations. SPI0 pins P1-19 (MOSI), P1-21 (MISO), P1-23 (CLK), P1-24 (CE0) and P1-26 (CE1) are returned to their default INPUT behaviour.

Device::BCM2835::setBitOrder($order);

Sets the SPI bit order NOTE: has no effect. Not supported by SPI0. Defaults to order The desired bit order, one of BCM2835_SPI_BIT_ORDER_*, see \ref bcm2835SPIBitOrder

Device::BCM2835::setClockDivider($divider);

Sets the SPI clock divider and therefore the SPI clock speed. divider The desired SPI clock divider, one of BCM2835_SPI_CLOCK_DIVIDER_*, see \ref bcm2835SPIClockDivider

Device::BCM2835::setDataMode($mode);

Sets the SPI data mode Sets the clock polariy and phase mode The desired data mode, one of BCM2835_SPI_MODE*, see \ref bcm2835SPIMode

Device::BCM2835::chipSelect($cs);

Sets the chip select pin(s) When an spi_transfer() is made, the selected pin(s) will be asserted during the transfer. cs Specifies the CS pins(s) that are used to activate the desired slave. One of BCM2835_SPI_CS*, see \ref bcm2835SPIChipSelect

Device::BCM2835::setChipSelectPolarity($cs, $active);

Sets the chip select pin polarity for a given pin When an spi_transfer() occurs, the currently selected chip select pin(s) will be asserted to the value given by active. When transfers are not happening, the chip select pin(s) return to the complement (inactive) value. cs The chip select pin to affect active Whether the chip select pin is to be active HIGH

my $data = spi_transfer($value);

Transfers one byte to and from the currently selected SPI slave. Asserts the currently selected CS pins (as previously set by bcm2835_spi_chipSelect) during the transfer. Clocks the 8 bit value out on MOSI, and simultaneously clocks in data from MISO. Returns the read data byte from the slave. polled transfer as per section 10.6.1 of teh BCM 2835 ARM Peripherls manual value The 8 bit data byte to write to MOSI return The 8 bit byte simultaneously read from MISO

spi_transfern($buf);

Transfers any number of bytes to and from the currently selected SPI slave. Asserts the currently selected CS pins (as previously set by bcm2835_spi_chipSelect) during the transfer. Clocks the len 8 bit bytes out on MOSI, and simultaneously clocks in data from MISO. The returned data from the slave replaces the transmitted data in the buffer. Uses polled transfer as per section 10.6.1 of teh BCM 2835 ARM Peripherls manual buf The buffer containing the bytes to be transmitted. All the bytes in the buffer will be sent, and the received data from the slave will replace the contents

Example GPIO program

This simple program blinks RPi GPIO pin 11 every 500ms. It must be run as root, in order to access the BCM 2835 GPIO address space:

use Device::BCM2835;
use strict;

# call set_debug(1) to do a non-destructive test on non-RPi hardware
#Device::BCM2835::set_debug(1);
Device::BCM2835::init() 
 || die "Could not init library";

# Blink pin 11:
# Set RPi pin 11 to be an output
Device::BCM2835::gpio_fsel(&Device::BCM2835::RPI_GPIO_P1_11, 
                           &Device::BCM2835::BCM2835_GPIO_FSEL_OUTP);

while (1)
{
    # Turn it on
    Device::BCM2835::gpio_write(&Device::BCM2835::RPI_GPIO_P1_11, 1);
    Device::BCM2835::delay(500); # Milliseconds
    # Turn it off
    Device::BCM2835::gpio_write(&Device::BCM2835::RPI_GPIO_P1_11, 0);
    Device::BCM2835::delay(500); # Milliseconds
}

Example SPI program

use Device::BCM2835;
use strict;

#Device::BCM2835::set_debug(1);
Device::BCM2835::init() || die "Could not init library";

# Must be run as root

Device::BCM2835::spi_begin();
Device::BCM2835::spi_setBitOrder(Device::BCM2835::BCM2835_SPI_BIT_ORDER_MSBFIRST);      # The default
Device::BCM2835::spi_setDataMode(Device::BCM2835::BCM2835_SPI_MODE0);                   # The default
Device::BCM2835::spi_setClockDivider(Device::BCM2835::BCM2835_SPI_CLOCK_DIVIDER_65536); # The default
Device::BCM2835::spi_chipSelect(Device::BCM2835::BCM2835_SPI_CS0);                      # The default
Device::BCM2835::spi_setChipSelectPolarity(Device::BCM2835::BCM2835_SPI_CS0, 0);      # the default

# Send a some bytes to the slave and simultaneously read 
# some bytes back from the slave
# Most SPI devices expect one or 2 bytes of command, after which they will send back
# some data. In such a case you will have the command bytes first in the buffer,
# followed by as many 0 bytes as you expect returned data bytes. After the transfer, you 
# Can the read the reply bytes from the buffer.
# If you tie MISO to MOSI, you should read back what was sent.
my $data = pack('H*', '01021133');
Device::BCM2835::spi_transfern($data);
my $x = unpack('H*', $data);
print "read: $x\n";

Device::BCM2835::spi_end();

EXPORT

None by default.

Exportable constants

BCM2835_BLOCK_SIZE
BCM2835_BSC0_BASE
BCM2835_BSC1_BASE
BCM2835_BSC_A
BCM2835_BSC_C
BCM2835_BSC_CLKT
BCM2835_BSC_C_CLEAR_1
BCM2835_BSC_C_CLEAR_2
BCM2835_BSC_C_I2CEN
BCM2835_BSC_C_INTD
BCM2835_BSC_C_INTR
BCM2835_BSC_C_INTT
BCM2835_BSC_C_READ
BCM2835_BSC_C_ST
BCM2835_BSC_DEL
BCM2835_BSC_DIV
BCM2835_BSC_DLEN
BCM2835_BSC_FIFO
BCM2835_BSC_FIFO_SIZE
BCM2835_BSC_S
BCM2835_BSC_S_CLKT
BCM2835_BSC_S_DONE
BCM2835_BSC_S_ERR
BCM2835_BSC_S_RXD
BCM2835_BSC_S_RXF
BCM2835_BSC_S_RXR
BCM2835_BSC_S_TA
BCM2835_BSC_S_TXD
BCM2835_BSC_S_TXE
BCM2835_BSC_S_TXW
BCM2835_CLOCK_BASE
BCM2835_CORE_CLK_HZ
BCM2835_GPAFEN0
BCM2835_GPAFEN1
BCM2835_GPAREN0
BCM2835_GPAREN1
BCM2835_GPCLR0
BCM2835_GPCLR1
BCM2835_GPEDS0
BCM2835_GPEDS1
BCM2835_GPFEN0
BCM2835_GPFEN1
BCM2835_GPFSEL0
BCM2835_GPFSEL1
BCM2835_GPFSEL2
BCM2835_GPFSEL3
BCM2835_GPFSEL4
BCM2835_GPFSEL5
BCM2835_GPHEN0
BCM2835_GPHEN1
BCM2835_GPIO_BASE
BCM2835_GPIO_FSEL_ALT0
BCM2835_GPIO_FSEL_ALT1
BCM2835_GPIO_FSEL_ALT2
BCM2835_GPIO_FSEL_ALT3
BCM2835_GPIO_FSEL_ALT4
BCM2835_GPIO_FSEL_ALT5
BCM2835_GPIO_FSEL_INPT
BCM2835_GPIO_FSEL_MASK
BCM2835_GPIO_FSEL_OUTP
BCM2835_GPIO_PADS
BCM2835_GPIO_PUD_DOWN
BCM2835_GPIO_PUD_OFF
BCM2835_GPIO_PUD_UP
BCM2835_GPIO_PWM
BCM2835_GPLEN0
BCM2835_GPLEN1
BCM2835_GPLEV0
BCM2835_GPLEV1
BCM2835_GPPUD
BCM2835_GPPUDCLK0
BCM2835_GPPUDCLK1
BCM2835_GPREN0
BCM2835_GPREN1
BCM2835_GPSET0
BCM2835_GPSET1
BCM2835_I2C_CLOCK_DIVIDER_148
BCM2835_I2C_CLOCK_DIVIDER_150
BCM2835_I2C_CLOCK_DIVIDER_2500
BCM2835_I2C_CLOCK_DIVIDER_626
BCM2835_I2C_REASON_ERROR_CLKT
BCM2835_I2C_REASON_ERROR_DATA
BCM2835_I2C_REASON_ERROR_NACK
BCM2835_I2C_REASON_OK
BCM2835_PADS_GPIO_0_27
BCM2835_PADS_GPIO_28_45
BCM2835_PADS_GPIO_46_53
BCM2835_PAD_DRIVE_10mA
BCM2835_PAD_DRIVE_12mA
BCM2835_PAD_DRIVE_14mA
BCM2835_PAD_DRIVE_16mA
BCM2835_PAD_DRIVE_2mA
BCM2835_PAD_DRIVE_4mA
BCM2835_PAD_DRIVE_6mA
BCM2835_PAD_DRIVE_8mA
BCM2835_PAD_GROUP_GPIO_0_27
BCM2835_PAD_GROUP_GPIO_28_45
BCM2835_PAD_GROUP_GPIO_46_53
BCM2835_PAD_HYSTERESIS_ENABLED
BCM2835_PAD_PASSWRD
BCM2835_PAD_SLEW_RATE_UNLIMITED
BCM2835_PAGE_SIZE
BCM2835_PERI_BASE
BCM2835_PERI_SIZE
BCM2835_PWM0_DATA
BCM2835_PWM0_ENABLE
BCM2835_PWM0_MS_MODE
BCM2835_PWM0_OFFSTATE
BCM2835_PWM0_RANGE
BCM2835_PWM0_REPEATFF
BCM2835_PWM0_REVPOLAR
BCM2835_PWM0_SERIAL
BCM2835_PWM0_USEFIFO
BCM2835_PWM1_DATA
BCM2835_PWM1_ENABLE
BCM2835_PWM1_MS_MODE
BCM2835_PWM1_OFFSTATE
BCM2835_PWM1_RANGE
BCM2835_PWM1_REPEATFF
BCM2835_PWM1_REVPOLAR
BCM2835_PWM1_SERIAL
BCM2835_PWM1_USEFIFO
BCM2835_PWMCLK_CNTL
BCM2835_PWMCLK_DIV
BCM2835_PWM_CLEAR_FIFO
BCM2835_PWM_CLOCK_DIVIDER_1
BCM2835_PWM_CLOCK_DIVIDER_1024
BCM2835_PWM_CLOCK_DIVIDER_128
BCM2835_PWM_CLOCK_DIVIDER_16
BCM2835_PWM_CLOCK_DIVIDER_2
BCM2835_PWM_CLOCK_DIVIDER_2048
BCM2835_PWM_CLOCK_DIVIDER_256
BCM2835_PWM_CLOCK_DIVIDER_32
BCM2835_PWM_CLOCK_DIVIDER_4
BCM2835_PWM_CLOCK_DIVIDER_512
BCM2835_PWM_CLOCK_DIVIDER_64
BCM2835_PWM_CLOCK_DIVIDER_8
BCM2835_PWM_CONTROL
BCM2835_PWM_DMAC
BCM2835_PWM_FIF1
BCM2835_PWM_PASSWRD
BCM2835_PWM_STATUS
BCM2835_REGBASE_BSC0
BCM2835_REGBASE_BSC1
BCM2835_REGBASE_CLK
BCM2835_REGBASE_GPIO
BCM2835_REGBASE_PADS
BCM2835_REGBASE_PWM
BCM2835_REGBASE_SPI0
BCM2835_REGBASE_ST
BCM2835_SPI0_BASE
BCM2835_SPI0_CLK
BCM2835_SPI0_CS
BCM2835_SPI0_CS_ADCS
BCM2835_SPI0_CS_CLEAR
BCM2835_SPI0_CS_CLEAR_RX
BCM2835_SPI0_CS_CLEAR_TX
BCM2835_SPI0_CS_CPHA
BCM2835_SPI0_CS_CPOL
BCM2835_SPI0_CS_CS
BCM2835_SPI0_CS_CSPOL
BCM2835_SPI0_CS_CSPOL0
BCM2835_SPI0_CS_CSPOL1
BCM2835_SPI0_CS_CSPOL2
BCM2835_SPI0_CS_DMAEN
BCM2835_SPI0_CS_DMA_LEN
BCM2835_SPI0_CS_DONE
BCM2835_SPI0_CS_INTD
BCM2835_SPI0_CS_INTR
BCM2835_SPI0_CS_LEN
BCM2835_SPI0_CS_LEN_LONG
BCM2835_SPI0_CS_LMONO
BCM2835_SPI0_CS_REN
BCM2835_SPI0_CS_RXD
BCM2835_SPI0_CS_RXF
BCM2835_SPI0_CS_RXR
BCM2835_SPI0_CS_TA
BCM2835_SPI0_CS_TE_EN
BCM2835_SPI0_CS_TXD
BCM2835_SPI0_DC
BCM2835_SPI0_DLEN
BCM2835_SPI0_FIFO
BCM2835_SPI0_LTOH
BCM2835_SPI_BIT_ORDER_LSBFIRST
BCM2835_SPI_BIT_ORDER_MSBFIRST
BCM2835_SPI_CLOCK_DIVIDER_1
BCM2835_SPI_CLOCK_DIVIDER_1024
BCM2835_SPI_CLOCK_DIVIDER_128
BCM2835_SPI_CLOCK_DIVIDER_16
BCM2835_SPI_CLOCK_DIVIDER_16384
BCM2835_SPI_CLOCK_DIVIDER_2
BCM2835_SPI_CLOCK_DIVIDER_2048
BCM2835_SPI_CLOCK_DIVIDER_256
BCM2835_SPI_CLOCK_DIVIDER_32
BCM2835_SPI_CLOCK_DIVIDER_32768
BCM2835_SPI_CLOCK_DIVIDER_4
BCM2835_SPI_CLOCK_DIVIDER_4096
BCM2835_SPI_CLOCK_DIVIDER_512
BCM2835_SPI_CLOCK_DIVIDER_64
BCM2835_SPI_CLOCK_DIVIDER_65536
BCM2835_SPI_CLOCK_DIVIDER_8
BCM2835_SPI_CLOCK_DIVIDER_8192
BCM2835_SPI_CS0
BCM2835_SPI_CS1
BCM2835_SPI_CS2
BCM2835_SPI_CS_NONE
BCM2835_SPI_MODE0
BCM2835_SPI_MODE1
BCM2835_SPI_MODE2
BCM2835_SPI_MODE3
BCM2835_ST_BASE
BCM2835_ST_CHI
BCM2835_ST_CLO
BCM2835_ST_CS
BCM2835_VERSION
BMC2835_RPI2_DT_PERI_BASE_ADDRESS_OFFSET
BMC2835_RPI2_DT_PERI_SIZE_OFFSET
HIGH
LOW
RPI_BPLUS_GPIO_J8_03
RPI_BPLUS_GPIO_J8_05
RPI_BPLUS_GPIO_J8_07
RPI_BPLUS_GPIO_J8_08
RPI_BPLUS_GPIO_J8_10
RPI_BPLUS_GPIO_J8_11
RPI_BPLUS_GPIO_J8_12
RPI_BPLUS_GPIO_J8_13
RPI_BPLUS_GPIO_J8_15
RPI_BPLUS_GPIO_J8_16
RPI_BPLUS_GPIO_J8_18
RPI_BPLUS_GPIO_J8_19
RPI_BPLUS_GPIO_J8_21
RPI_BPLUS_GPIO_J8_22
RPI_BPLUS_GPIO_J8_23
RPI_BPLUS_GPIO_J8_24
RPI_BPLUS_GPIO_J8_26
RPI_BPLUS_GPIO_J8_29
RPI_BPLUS_GPIO_J8_31
RPI_BPLUS_GPIO_J8_32
RPI_BPLUS_GPIO_J8_33
RPI_BPLUS_GPIO_J8_35
RPI_BPLUS_GPIO_J8_36
RPI_BPLUS_GPIO_J8_37
RPI_BPLUS_GPIO_J8_38
RPI_BPLUS_GPIO_J8_40
RPI_GPIO_P1_03
RPI_GPIO_P1_05
RPI_GPIO_P1_07
RPI_GPIO_P1_08
RPI_GPIO_P1_10
RPI_GPIO_P1_11
RPI_GPIO_P1_12
RPI_GPIO_P1_13
RPI_GPIO_P1_15
RPI_GPIO_P1_16
RPI_GPIO_P1_18
RPI_GPIO_P1_19
RPI_GPIO_P1_21
RPI_GPIO_P1_22
RPI_GPIO_P1_23
RPI_GPIO_P1_24
RPI_GPIO_P1_26
RPI_V2_GPIO_P1_03
RPI_V2_GPIO_P1_05
RPI_V2_GPIO_P1_07
RPI_V2_GPIO_P1_08
RPI_V2_GPIO_P1_10
RPI_V2_GPIO_P1_11
RPI_V2_GPIO_P1_12
RPI_V2_GPIO_P1_13
RPI_V2_GPIO_P1_15
RPI_V2_GPIO_P1_16
RPI_V2_GPIO_P1_18
RPI_V2_GPIO_P1_19
RPI_V2_GPIO_P1_21
RPI_V2_GPIO_P1_22
RPI_V2_GPIO_P1_23
RPI_V2_GPIO_P1_24
RPI_V2_GPIO_P1_26
RPI_V2_GPIO_P1_29
RPI_V2_GPIO_P1_31
RPI_V2_GPIO_P1_32
RPI_V2_GPIO_P1_33
RPI_V2_GPIO_P1_35
RPI_V2_GPIO_P1_36
RPI_V2_GPIO_P1_37
RPI_V2_GPIO_P1_38
RPI_V2_GPIO_P1_40
RPI_V2_GPIO_P5_03
RPI_V2_GPIO_P5_04
RPI_V2_GPIO_P5_05
RPI_V2_GPIO_P5_06

SEE ALSO

Mention other useful documentation such as the documentation of related modules or operating system documentation (such as man pages in UNIX), or any relevant external documentation such as RFCs or standards.

If you have a mailing list set up for your module, mention it here.

If you have a web site set up for your module, mention it here.

AUTHOR

Mike McCauley, <mikem@>

COPYRIGHT AND LICENSE

Copyright (C) 2017 by Mike McCauley

This library is free software; you can redistribute it and/or modify it under the same terms as Perl itself, either Perl version 5.22.1 or, at your option, any later version of Perl 5 you may have available.